

File View Tools Window Help

Search | All | Browse | Queue | Clear

DBs: USPAT, USPGPUB, EPD, JP, DERWENT, IBM, IOB

Default operator: OR

Plural  
 Highlight all hit terms initially

3 and 365/\$.ccls.

Active  
 L1: (0) bist ar  
 L2: (0) bist ar  
 L3: (137) bist  
 L4: (123) 3 and  
 L5: (27) 4 and  
 L6: (30) 3 and

Failed

As B&W form  As R&Form  Image  Text  HTML

U	I	1	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	R
1	<input type="checkbox"/>	<input type="checkbox"/>	US 20020149972	20021017	9	ANALOG-TO-DIGITAL CONVERTER FOR MONITORING VDDQ AND	365/189.09		
			A1						
2	<input type="checkbox"/>	<input type="checkbox"/>	US 20020145919	20021010	9	Digital-to-Analog Converter (DAC) for dynamic adjustment	365/189.09		
			A1						
3	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	US 20020089887	20020711	110	Built-in self-test arrangement for integrated	365/201		
			A1						
4	<input type="checkbox"/>	<input type="checkbox"/>	US 20020071325	20020613	100	Built-in self-test arrangement for integrated	365/201		
			A1						
5	<input type="checkbox"/>	<input type="checkbox"/>	US 20020039315	20020404	81	Synchronous semiconductor memory device having	365/201		
			A1						
6	<input type="checkbox"/>	<input type="checkbox"/>	US 20010021142	20010913	99	Synchronous semiconductor memory device allowing easy	365/233	365/230.08	
			A1						
7	<input type="checkbox"/>	<input type="checkbox"/>	US 20010015927	20010823	80	Synchronous semiconductor memory device having	365/201		
			A1						
8	<input type="checkbox"/>	<input type="checkbox"/>	US 20010014040	20010816	68	Semiconductor memory device having program circuit	365/200		
			A1						
9	<input type="checkbox"/>	<input type="checkbox"/>	US 6522598 B2	20030218	76	Synchronous semiconductor memory device having	365/233	365/189.08	
10	<input type="checkbox"/>	<input type="checkbox"/>	US 6515917 B2	20030204	8	DIGITAL-TO-ANALOG CONVERTER (DAC) FOR DYNAMIC ADJUSTMENT	365/189.09	365/201; 365/226	
11	<input type="checkbox"/>	<input type="checkbox"/>	US 6445626 B1	20020903	13	Column redundancy architecture system for an	365/200	365/189.07; 365/230.06	

As B&W form  As R&Form  Image  Text  HTML

Ready

NUM

File View Edit Tools Window Help

Active

- L1: (0) bist ar
- L2: (0) bist ar
- L3: (137) bist
- L4: (123) 3 and
- L5: (27) 4 and
- L6: (30) 3 and

Failed

DB: USPAT, US, PGPUB, EPO, JPO, DERWENT, IBM, TOS

Default operator: OR

Blinks  Highlight all hit items initially

3 and 365/\$.ccls.

BRS Form B&R Form Image Text HTML

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	R
12	<input type="checkbox"/>	<input type="checkbox"/>	US 6400619 B1	20020604	12	Micro-cell redundancy scheme for high performance eDRAM	365/200	365/189.07; 365/230.03	
13	<input type="checkbox"/>	<input type="checkbox"/>	US 6396768 B2	20020528	94	Synchronous semiconductor memory device allowing easy	365/233	365/189.05; 365/63	
14	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6353563 B1	20020305	103	Built-in self-test arrangement for integrated	365/201	714/25; 714/30;	
15	<input type="checkbox"/>	<input type="checkbox"/>	US 6333878 B1	20011225	64	Semiconductor memory device having program circuit	365/200	365/225.7	
16	<input type="checkbox"/>	<input type="checkbox"/>	US 6330200 B1	20011211	76	Synchronous semiconductor memory device having	365/201	365/233	
17	<input type="checkbox"/>	<input type="checkbox"/>	US 6324118 B1	20011127	76	Synchronous semiconductor memory device having	365/233	365/230.03	
18	<input type="checkbox"/>	<input type="checkbox"/>	US 6310807 B1	20011030	47	Semiconductor integrated circuit device including	365/200	365/201	
19	<input type="checkbox"/>	<input type="checkbox"/>	US 6297997 B1	20011002	33	Semiconductor device capable of reducing cost of analysis	365/201	365/189.07; 365/200	
20	<input type="checkbox"/>	<input type="checkbox"/>	US 6259647 B1	20010710	94	Synchronous semiconductor memory device allowing easy	365/230.01	365/189.01; 365/230.03	
21	<input type="checkbox"/>	<input type="checkbox"/>	US 6205064 B1	20010320	65	Semiconductor memory device having program circuit	365/200	365/225.7	
22	<input type="checkbox"/>	<input type="checkbox"/>	US 6111807 A	20000829	96	Synchronous semiconductor memory device allowing easy	365/230.01	365/189.01; 365/230.03	

Hit Details HTML

Ready

NUM

File View Edit Tools Window Help

Active  
 L1: (0) bist ar  
 L2: (0) bist ar  
 L3: (137) bist  
 L4: (123) 3 and  
 L5: (27) 4 and  
 L6: (30) 3 and  
 Failed

Browse Queue Clear  
 Date: USPTO, US, PCT/PB, EPO, JPO, DERWENT, IBM\_TDB  
 Default operator: OR  
 Plus  
 Highlight all hit terms initially  
 3 and 365/\$.ccls.


GRS form ESR form Image Text HTML

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	R
20	<input type="checkbox"/>	<input type="checkbox"/>	US 6259647 B1	20010710	94	Synchronous semiconductor memory device allowing easy	365/230.01	365/189.01; 365/230.03	
21	<input type="checkbox"/>	<input type="checkbox"/>	US 6205064 B1	20010320	65	Semiconductor memory device having program circuit	365/200	365/225.7	
22	<input type="checkbox"/>	<input type="checkbox"/>	US 6111807 A	20000829	96	Synchronous semiconductor memory device allowing easy	365/230.01	365/189.01; 365/230.03	
23	<input type="checkbox"/>	<input type="checkbox"/>	US 6108252 A	20000822	10	Integrated circuit memory devices having self-test	365/201	365/189.07; 714/719	
24	<input type="checkbox"/>	<input type="checkbox"/>	US 6011734 A	20000104	9	Fuseless memory repair system and method of	365/200	365/195; 365/201;	
25	<input type="checkbox"/>	<input type="checkbox"/>	US 5983303 A	19991109	54	Bus arrangements for interconnection of discrete	710/315	365/189.04; 710/21	
26	<input type="checkbox"/>	<input type="checkbox"/>	US 5909404 A	19990601	19	Refresh sampling built-in self test and repair circuit	365/201	365/200; 365/230.03	
27	<input type="checkbox"/>	<input type="checkbox"/>	US 5883843 A	19990316	109	Built-in self-test arrangement for integrated	365/201	714/30; 714/724;	
28	<input type="checkbox"/>	<input type="checkbox"/>	US 5751987 A	19980512	31	Distributed processing memory chip with embedded	711/5	365/230.04; 711/107	
29	<input type="checkbox"/>	<input type="checkbox"/>	US 5734919 A	19980331	162	Systems, circuits and methods for mixed voltages	713/300	365/185.13; 365/63	
30	<input type="checkbox"/>	<input type="checkbox"/>	US 5386383 A	19950131	16	Method and apparatus for controlling dynamic random	365/189.05	365/189.01; 365/201	

Hits Details HTML

Ready NUM

FIG. 2






FIG. 3

(14) SEMICONDUCTOR DEVICE CAPABLE OF REDUCING COST OF ANALYSIS FOR FINDING REPLACEMENT ADDRESS IN MEMORY ARRAY  
 3,958,130 \* 9/1990 Field et al. 371/21.1  
 6,011,734 \* 1/2000 Pepper 355/200

## FOREIGN PATENT DOCUMENTS

(75) Inventor: Jun Ohtani; Mitsuhiro Hamada, both of Hyogo (JP)  
 9-343498 9/1997 (JP).

(73) Assignee: Mitsubishi Denki Kabushiki Kaisha, Tokyo (JP)

\* cited by examiner

(\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

Primary Examiner—David Neims  
 Assistant Examiner—Thong Le  
 (74) Attorney, Agent, or Firm—McDermott, Will & Emery

(21) Appl. No. 09/459,538

(57) ABSTRACT

(22) Filed: Dec. 13, 1999

In a semiconductor device including banks A and B, testing and redundancy analysis of the bank B are first carried out by using a conventional tester, and redundancy replacement is carried out. Then, the bank A is tested by a BIST circuit and the test result of each bit is written to the bank B. By using the bank B as a memory for defect analysis, a tester connected to the semiconductor device while testing the bank A does not need a large capacity analysis memory. Thus, an inexpensive redundancy analysis system can be provided.

(30) Foreign Application Priority Data

Jun. 30, 1999 (JP) 11-186168

(51) Int. Cl.<sup>7</sup> G11C 7/00

(52) U.S. Cl. 365/201, 365/189.07, 365/200


(56) Field of Search 365/200, 201, 365/230.03, 189.04, 189.07, 21.0

## (55) References Cited

## U.S. PATENT DOCUMENTS

5,903,575 \* 5/1999 Kikuchi 371/21.0

13 Claims, 23 Drawing Sheets



(17) The circuit named BIST DGEN 39 provides Built In Self Test data generation. It is a pseudo-random pattern generator. In the embodiment, a series of Linear Feedback Shift Registers (LFSR) were used to provide a register bank equal to the width of the number of DQ pins. This generates a pseudo-random pattern which can be written to the DDR-II SDRAM 10, 20 during AC BIST (Alternating Current Built In Self Test).

(18) The circuit named BIST AGEN 42 provides Built In Self Test address generation. In the embodiment, it is a register which increments through the address space of the DDR-II SDRAM during AC BIST.

(19) The circuit BIST CMR 40 is used during the compare portion of AC BIST, which is described later.

(20) The circuit CFG REGS 43 provides an array of configurable registers. Read registers provide the master controller information such as a seed value for the LFSR of BIST DGEN 39, the starting address for BIST AGEN 42, and the addresses of the I2C devices 50, 60, 70 and 80 of FIG. 1. Results of initial driver impedance adjustment, and AC BIST are written to the CFG REGS 43. CFG REGS 43 must be accessible to the system. In this embodiment they are read or written via custom command and address.

Detail Text Image HTML Full

L6: (30) 3 AND (365/3... | US 6515917 | Tag: S | Doc: 10/30 | "Full" 1/8 {Total images 8}

(12) United States Patent (10) Patent No.: US 6,515,917  
Lamb et al. (45) Date of Patent: 02/02/2003

(54) DIGITAL-TO-ANALOG CONVERTER (DAC) FOR DYNAMIC ADJUSTMENT OF OFF-CHIP DRIVER PULL-UP AND PULL-DOWN IMPEDANCE BY PROVIDING A VARIABLE REFERENCE VOLTAGE TO HIGH FREQUENCY RECEIVER AND DRIVER CIRCUITS FOR COMMERCIAL MEMORY 6,501,567 B1 \* 10/2001 Lee et al. 6,523,184 B1 \* 02/2003 Saito et al.  
\* cited by examiner

Primary Examiner—Huan Hwang  
(74) Attorney, Agent, or Firm—Lyman L. Lai  
(57) ABSTRACT

A memory subsystem package has an interface ASIC (application specific integrated circuit) and a plurality of memory modules. The ASIC has a serial protocol I2C communication bus for monitoring temperature and for adjusting surrounding the package by controlling switches and variable voltage controls. It provides an Alternating Current Built In Self Test (AC BIST) with variable data receiver voltages performing high-speed AC memory sub-test. The ASIC enables writing of pseudo-random memory, reading them back and comparing results at hardware speeds. Vref can be in its allowable range during AC self test to coverage. The system monitors Vddq during operation using an ADC. The system function of Vddq using a combination of The system varies Vref as a function of Vref + m\*Vddq + OFFSET, where m can be where OFFSET can be positive or negative. Vddq to n-1/2\*Vddq, where n is the word size of the DAC.

(21) Appl. No.: 09/229,428  
(22) Filed: Apr. 10, 2001  
(65) Prior Publication Data  
US 2002/0145919 A1 Oct. 10, 2002  
(51) Int. Cl. 7/00  
(32) U.S. Cl. 365/189.09; 365/216; 355/201  
(58) Field of Search 365/189.09, 226, 355/201, 233  
(56) References Cited  
U.S. PATENT DOCUMENTS  
6,147,914 A \* 11/2000 Lamb et al. 565/187.00  
3 Claims, 2 Drawing Sheets

System Diagram

```

graph LR
    CentralUnit --- 10[DDR-II SDRAM 10]
    CentralUnit --- 20[DDR-II SDRAM 20]
    CentralUnit --- 50[DAC]
    10 <--> 20
    50 <--> 10
    50 <--> 20

```

Detail Text Image HTML Full

